next up previous contents
Next: The EXEC state Up: ASM Chart Previous: The IDLE state

The DSPLY state

Each of conditionals simply display what contained in each of the registers. For the display MEM[SR], we require an extra cycle to get the data out of the IR. Also the CodeLatch signal is set high which loads the code into the code latch for future display.



Ian A. Buck
Mon Apr 20 20:49:25 EDT 1998