This is the main fetch state for loading the next instruction while handling interrupts and halt requests. There are a few extra states which handle putting MA out on the bus so that autoincrement can work properly. Also the Control logic is only connected to the bus and not the mem lines so to get the IR to control there is a separate state for the copy.